An Area and Speed Efficient Square Root Carry Select Adder Using Optimized Logic Units
Dr.P.Bhaskara Reddy , S.V.S. Prasad, K. Ananda Kumar
Adder is an inevitable circuit in any of the VLSI Designs. Since, the arithmetic operations such as subtraction, multiplication and division depends on the operation of addition, adder is dubbed as heart of any Digital Signal Processor (DSP), microprocessor and VLSI Architecture. In this report, the logic formulations in regular carry select adder (CSLA) and binary to excess 1 converter (BEC) based CSLA are analysed and the data dependency, redundant logic operations were scrutinized to improve the Area-Delay Product (ADP). All the redundant logic operations identified were removed and a new logic formulation has been proposed for the CSLA based on data dependency. In the proposed arrangement, the carry select (CS) operation is carried out before calculation of final-sum. Carry input for various selections (corresponding toCin= 0and 1) and fixed Cin bits are used for logic optimization of CG and CS units. An efficient CSLA scheme is obtained using optimized logic units using BEC based CSLA Approach. The proposed CSLA design provides significant values of area and delay than the recently proposed CSLAs. Due to a small carry-output delay, the proposed CSLA design is well suited for square-root (SQRT) based variable CSLA Approach. Simulation results shows that the proposed SQRT-CSLA involves nearly 42% less area– delay–product (ADP) than the existing CSLAs. This is best among the existing CSLA designs for different bit-widths (128, 64, 32 and 16). Area in terms of logical elements and the delay in nano-seconds were obtained through Xilinx ISE 13.2 Version
ADP, BEC, CSLA, MSUX, SQRT CSLA, etc
 C. Nagendra, M.J.Irwin,”Area-time-power tradeoffs in parallel adders”, in IEEE Trans. Circuits and Systems-II:ADSP, Vol.43, pp.689, Oct 1996.
 T.Y. Chang and M.J. Hsiao, “Carry select adder using single ripple carry adder,” in Electronic Lett., Vol. 34, No. 22, pp. 2101-2103, Oct. 1993.
 Kiat – Seng, Kaushik Roy in Low Voltage Low Power VLSI Sub Systems book.
 O. J. Bedrij, “Carry-select adder,” in IRE Trans. Electron. Comput., vol. EC-11, no. 3, pp. 340–344, Jun. 1962.
 Y. Kim and L.-S. Kim, “64-bit carry-select adder with reduced area,” in Electron. Lett., vol. 37, no. 10, pp. 614–615, May 2001.
 Y. He, C. H. Chang, and J. Gu, “An area-efficient 64-bit square root carry-select adder for low power application,” in Proc. IEEE Int. Symp. CircuitsSyst., 2005, vol. 4, pp. 4082–4085.
 B. Ramkumar and H. M. Kittur, “Low-power and area-efficient carryselect adder,” inIEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 2, pp.371-375, Feb.2012.
 I.-C. Wey, C.-C. Ho, Y.-S. Lin, and C. C. Peng, “An area-efficient carry select adder design by sharing the common Boolean logic term,” in Proc.IMECS, 2012, pp. 1–4.
 S. Manju and V. Sornagopal, “An efficient SQRT architecture of carry select adder design by common Boolean logic,” in Proc. VLSI ICEVENT, 2013, pp. 1-5.
[Dr.P.Bhaskara Reddy, S.V.S. Prasad, K. Ananda Kumar (2015), An Area and Speed Efficient Square Root Carry Select Adder Using Optimized Logic Units, International Journal of Innovative Research in Computer Science & Technology (IJIRCST), Vol-3, Issue-5, Page No-5-9], (ISSN 2347 - 5552). www.ijircst.org