International Journal of Innovative Research in Computer Science and Technology
Year: 2014, Volume: 2, Issue: 6
First page : ( 17) Last page : ( 21)
Online ISSN : 2350-0557.
Article Tools: Print the Abstract | Indexing metadata | How to cite item | Email this article | Post a Comment
E.Deepthi , Gowdavelli village, O.Manasa
This paper presents a performance analysis of carrylook-ahead-adder and carry select adder signed data multiplier we are using, one uses a carry-look- ahead adder and the second one uses a carry select adder. The main focus of this paper’s on the speed of the multiplication operation on these 64-bit multipliers which are modeled using verilog code, A hardware description language. The multiplier with a carry select adder has shown a better performance over the multiplier with a carry select adder in terms of gate delays. In this paper we are going to prove that the area and delay product of carry select adder gives better performance compare with carry-look-ahead adder signed 64 bit multiplier.
[1] B. Parhami, Computer Arithmetic, Algorithm and Hardware Design, Oxford University Press, New York, pp. 91-119, 2000.
[2] Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with VHDL De sign.2nd Edn. McGraw-Hill Higher Education, USA.ISBN: 0072499389, 2005.
[3] Wakerly, J.F., 2006. Digital Design-Principles and Practices. 4th Edn. Pearson Prentice Hall, USA.ISBN: 0131733494.
[4] Pong P. Chu “RTL Hardware Design Using VHDL: coding for Efficiency, Portability and Scalability” Wiley-IEEE Press, New Jercy, 2006
[5] Hasan Krad and Aws Yousif Al-Taie, “Performance Analysis of a 32- Bit Multiplier with a Carry-Look-Ahead Adder and a 32-bit Multiplier with a Ripple Adder using VHDL”, Journal of Computer Science 4 (4): 305-308, 2008
[6] Asadi, P. and K. Navi “A novel high-speed 54-54-bit multiplier”, Am. J. Applied Sci., 4 (9): 666-672, 2007.
[7] Z. Abid, H. El-Razouk and D.A. El-Dib, “Low power multipliers based on new hybrid full adders”, Microelectronics Journal, Volume 39, Issue 12, Pages 1509-1515, 2008.
[8] Nagendra, C.; Irwin, M.J.; Owens, R.M .,“Area-time-power tradeoffs in parallel adders”, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on Volume 43, Issue 10, Page(s): 689 – 702, 1996.
[9] Sertbas, A. and R.S. Özbey, 2004. A performance analysis of classified binary adde r architectures and the VHDL simulations. J. Elect. Electro n. Eng., Istanbul, Turkey, 4: 1025-1030.
[10] Fonseca, M.; da Costa, E. et al, “Design of a Radix-2m Hybrid Array Multiplier Using Carry Save Adder”Sept. 2005 Page(s): 172-177.
Hyderabad Institute of Technology and Management Gowdavelli village, Medchal, Andhra Pradesh
No. of Downloads: 7 | No. of Views: 1396
Abinesan S, E. Boopathi Kumar.
May 2025 - Vol 13, Issue 3
S. Venkataramana, G. V. Satya Sri Sai, J. D. S. Preetham, J. Mohan Sai, K. Jashwanth Sree.
March 2025 - Vol 13, Issue 2
Sheharyar Nasir, Shumail Sahibzada, Farrukh Sher Malik.
March 2025 - Vol 13, Issue 2
